

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 908 938 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication
14.04.1999 Bulletin 1999/15

(51) Int Cl⁶ H01L 21/31, H01L 21/314,
H01L 21/033, H01L 21/762

(21) Application number 98307803.1

(22) Date of filing 25.09.1998

(84) Designated Contracting States
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States
AL LT LV MK RO SI

(30) Priority 26.09.1997 US 938196

(71) Applicants
• SIEMENS AKTIENGESELLSCHAFT
80333 München (DE)
• International Business Machines Corporation
Armonk, N.Y. 10504 (US)

(72) Inventors
• Gruening, Ulrike
Wappingers Falls, N.Y. 12590 (US)
• Beintner, Jochen
Wappingers Falls, N.Y. 12590 (US)
• Radens, Carl
Poughkeepsie, N.Y. 12603 (US)


(74) Representative O'Connell, David Christopher
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD (GB)

(54) Buffer layer for improving control of layer thickness

(57) A pad layer disposed on a semiconductor substrate 102 and a buffer layer 108 disposed within the pad layer such that the pad layer is divided into a dielectric layer 106 below the buffer layer and a mask layer 110 above the buffer layer. A method of forming layers with uniform planarity and thickness on a semiconductor chip includes the steps of providing a substrate having

a thermal pad 106 formed thereon, forming a dielectric layer 106 on the thermal pad, forming a buffer layer 108 on the dielectric layer wherein the buffer layer is made from a different material than the dielectric layer and forming a mask layer 110 on the buffer layer wherein the buffer layer is made from a different material than the mask layer

FIG. 2



EP 0 908 938 A2

Description

BACKGROUND

1. Technical Field

[0001] This disclosure relates to semiconductor devices and more particularly to a buffer layer disposed within a dielectric layer to allow improved control of dielectric thickness and planarity and a method of forming the buffer layer.

2. Description of the Related Art

[0002] Semiconductor wafers such as those made of silicon are used as a substrate for processing integrated circuit chips. As processing has improved over the years, wafer diameters have increased to their current size of approximately 8 inches and greater. Wafers are generally sliced off from a large silicon crystal ingot and are generally circular in shape.

[0003] Decreasing feature size for integrated circuit chips has increased the criticality of the planarity of the wafer. Today, with sub-micron features becoming widespread, surface planarity is assuming new importance since it offers a key to boosting performance. Process control for these ever decreasing feature sizes increasingly becomes more dependent on surface uniformity and planarity. Surface uniformity and planarity is difficult to control especially when a surface layer has been exposed to many processing steps. The processing steps, for example dry etching, wet etching, or chemical mechanical polishing (CMP), may partially consume the surface layer, reducing the planarity, and adding non-uniformities on the surface.

[0004] Chemical mechanical polishing (CMP) is a process for improving the surface planarity of a semiconductor wafer and involves the use of mechanical pad polishing systems usually with a silica-based slurry. CMP offers a practical approach to achieving the important advantage of global wafer planarity. However, CMP systems for global planarization have certain limitations. These limitations include low wafer throughput, polished surface non-uniformity and a problem related to polishing uniformity known as "edge exclusion".

[0005] Surface non-uniformity often has a negative effect on photolithographic masking. Non-uniformities are carried through sequential processing resulting in variations in dielectric layers and performance of components. Photolithographic images are distorted having undesired effects on electronic components formed on the semiconductor chip.

[0006] As shown in FIG. 1, during manufacturing of trench capacitors, a pad stack 11 is formed on the surface of the substrate. The pad stack comprises sequential pad layers. A first pad dielectric layer 14 is formed on the substrate. The first pad layer is typically a pad oxide layer formed by thermal oxidation. A second pad

layer 12 is formed over the pad oxide layer, which typically comprises nitride. The pad oxide layer promotes adhesion and reduces stress between the pad nitride layer and the substrate. Above the pad nitride layer is a hard mask layer 18. The hard mask layer is typically patterned to serve as a mask for etching of deep trenches used to form trench capacitors. The hard mask layer comprises, for example, TEOS or boron-silicate glass (BSG).

[0007] The pad nitride layer 12 serves as a polish and/or an etch stop layer. As such, the pad stop layer 12 is subjected to polishing steps and etching steps during processing. Pad layer 12 frequently has a nonuniform thickness due to this prior processing. In order for this layer to be effective as a polish or etch stop layer, it must maintain a certain minimum safe thickness if it is to act as a polish stop, for example. The non-uniformities created in earlier polishing and etching steps potentially leave "low spots" which can be below the minimum required thickness of the stop layer.

[0008] Therefore, a need exists for a method and apparatus for creating a uniform thickness layer which has been exposed to prior processing steps.

SUMMARY OF THE INVENTION

[0009] A semiconductor device for forming dielectric layers of uniform thickness includes a pad layer disposed on a semiconductor substrate. The pad layer comprises a dielectric material. A buffer layer is disposed within the pad layer such that the pad layer is divided into a dielectric layer below the buffer layer and a pad layer above the buffer layer.

[0010] In particular, the semiconductor device includes a plurality of dielectric layers and a plurality of buffer layers therethrough. The buffer layer can be made from an oxide, preferably TEOS, and the dielectric layer can be made from silicon nitride. The buffer layer can be less than about 100 angstroms thick, preferably between about 50 and 100 angstroms thick. The semiconductor device with the buffer layer can be used in fabricating trench capacitors.

[0011] A method of forming layers with uniform planarity and thickness on a semiconductor chip includes the steps of providing a substrate having a thermal pad formed thereon, forming a dielectric layer on the thermal pad, forming a buffer layer on the dielectric layer wherein the buffer layer is made from a different compound than the dielectric layer and forming a mask layer on the buffer layer wherein the buffer layer is made from a different compound than the mask layer.

[0012] In one embodiment, the buffer layer is an oxide, preferably TEOS, and the pad layer is silicon nitride. The step of using the buffer layer as an additional etch stop and forming a layer of glass on the pad layer can be included. The following step of forming a plurality of pad stop layers on a plurality of buffer layers wherein the plurality of buffer layers are made from a different

compound than the plurality of pad stop layers or using the buffer layer as a polish stop may also be included.

[0013] A method of forming layers with uniform planarity and thickness in semiconductor chips with trenches may include the steps of providing a semiconductor device having a pad layer disposed on a semiconductor substrate and a buffer layer disposed within the pad stop layer such that the pad stop layer is divided into a dielectric layer below the buffer layer and a pad stop layer above the buffer layer, forming trenches within the semiconductor chip, filling the trenches with a filler, polishing to the pad stop layer, using the buffer layer as an etch stop for removing the pad stop layer and removing the buffer layer such that a substantially uniform surface is formed on the dielectric layer. The step of forming a TEOS collar within the trenches is included. The step of removing the buffer layer may include removing the buffer layer and a portion of the TEOS layer simultaneously. The buffer layer may be formed from TEOS and the mask layer and the dielectric layer formed from silicon nitride. A layer of glass on the mask layer is formed prior to forming trenches. The steps of forming a plurality of pad stop layers on a plurality of buffer layers wherein the plurality of buffer layers are made from a different compound than the plurality of pad stop layers is included.

[0014] In alternate embodiments, the steps of refilling the trenches with a filler and using chemical downstream etching (CDE), dry etching, wet etching or CMP to form a recess in the forming a shallow trench isolator in the recess, for example, and using the dielectric layer as a polishing stop for polishing the shallow trench isolator trenches may be included.

BRIEF DESCRIPTION OF DRAWINGS

[0015] This disclosure will present in detail the following description of preferred embodiments with reference to the following figures wherein:

FIG. 1 is a cross sectional view of a prior art semiconductor chip.

FIG. 2 is a cross sectional view of a semiconductor chip showing a buffer layer.

FIG. 3 is a cross sectional view of a semiconductor chip showing a plurality of buffer layers.

FIG. 4 is a cross sectional view of a semiconductor chip showing trenches formed therein.

FIG. 5 is a cross sectional view of the semiconductor chip of FIG. 4 having trenches filled with a filler.

FIG. 6 is a cross sectional view of the semiconductor chip of FIG. 5 having a mask layer exposed by removing a filler layer thereon.

FIG. 7 is a cross sectional view of the semiconductor chip of FIG. 6 with the filler etched and a TEOS layer deposited.

FIG. 8 is a cross sectional view of the semiconductor chip of FIG. 7 with a portion of the TEOS layer

removed.

FIG. 9 is a cross sectional view of the semiconductor chip of FIG. 8 trenches filled with a filler and polished to the mask layer.

FIG. 10 is a cross sectional view of the semiconductor chip of FIG. 9 having the filler recessed.

FIG. 11 is a cross sectional view of the semiconductor chip of FIG. 10 having TEOS layer etched to the filler.

FIG. 12 is a cross sectional view of the semiconductor chip of FIG. 11 having trenches refilled.

FIG. 13 is a cross sectional view of a semiconductor chip of an illustrative embodiment after polishing.

FIG. 14 is a cross sectional view of the semiconductor chip of FIG. 13 after removing the mask layer.

FIG. 15 is a cross sectional view of the semiconductor chip of FIG. 14 after a buffer layer is removed and showing a dielectric layer of substantially uniform thickness and planarity.

FIG. 16 is a cross sectional view of a semiconductor chip having a recess formed therein for receiving a shallow trench isolator therein and showing a dielectric layer acting as a polish stop.

FIG. 17 is a cross sectional view of a semiconductor chip of another illustrative embodiment after polishing.

FIG. 18 is a cross sectional view of the semiconductor chip of FIG. 17 after removing the mask layer and

FIG. 19 is a cross sectional view of the semiconductor chip of FIG. 18 after a buffer layer is removed and showing a dielectric layer of substantially uniform thickness and planarity.

DETAILED DESCRIPTION OF THE INVENTION

[0016] The present disclosure describes a method of forming a buffer layer within a pad layer, separating it into a pad stop layer and a dielectric layer. The pad stop layer can be polished, etched and processed as needed. When pad stop layer is no longer necessary, it can be selectively etched away to expose the buffer layer. The buffer layer can now be processed and/or selectively etched away to expose the dielectric layer. Since the dielectric layer has been protected during previous processing, the dielectric layer has a predetermined thickness above a minimum required thickness to serve as a polish or etch stop and may be advantageously used to create electronic components therefrom on a semiconductor chip.

[0017] Referring now in specific detail to the drawings in which like reference numerals identify similar or identical elements throughout the several views, and initially to FIG. 2, a cross section of a substrate 102. The substrate represents a portion of an IC. Such an IC includes a memory circuit such as a random access memories (RAM), a dynamic RAM (DRAM), a synchronous DRAM (SDRAM), or a static RAM (SRAM). The IC can also be

A logic device such as a programmable logic array (PLA), an application specific ICs (ASIC), a merged DRAM-logic circuit, or any circuit device.

[0018] Typically, numerous ICs are fabricated on a semiconductor substrate, such as a silicon wafer, in parallel. After processing, the wafer is diced in order to separate the ICs into a plurality of individual chips. The chips are then packaged into final products for use in, for example, consumer products such as computer systems, cellular phones, personal digital assistants (PDAs), and other electronic products.

[0019] As shown, a substrate 102 is provided. The substrate, for example, comprises a silicon wafer. Other semiconductor substrates such as gallium arsenide, germanium, silicon on insulator (SOI), or other semiconductor materials are also useful. The substrate, for example, may be lightly or heavily doped with dopants of a pre-determined conductivity to achieve the desired electrical characteristics.

[0020] A thermal pad layer 104 is formed on substrate 102. Thermal pad layer 104 may be formed by exposing substrate 102 to oxygen under elevated temperature conditions to form a silicon dioxide compound, for example. A dielectric layer 106 is formed on thermal pad layer 104. Dielectric layer 106 is formed using a chemical vapor deposition (CVD) process, for example, low pressure chemical vapor deposition (LPCVD) or plasma enhanced chemical vapor deposition (PECVD).

[0021] A buffer layer 108 is formed on dielectric layer 106 by a gas deposition process. Buffer layer 108 is selectively removable with respect to a pad layer 110, dielectric layer 106 and materials in processed structures, for example, trenches. Pad layer 110, buffer layer 108, and dielectric layer can, for example, have the following material combinations, respectively: oxide/nitride/oxide, nitride/oxide, nitride/oxide, polycrystalline silicon (poly), oxide/nitride/poly, nitride/poly, nitride/poly, or poly/oxide/poly. Mask layer 110 is formed on buffer layer 108 by using a CVD process, for example, LPCVD or PECVD. A hard move glass layer 112 is formed on mask layer 110. The hard mask layer comprises, for example, boron-silicate glass (BSG) or TEOS.

[0022] In one embodiment, dielectric layer 106 and mask layer 110 are generally made of silicon nitride, in order to differentiate the buffer layer 108 from layers 106 and 110. Buffer layer 108 can be made from silicon dioxide, tetraethyloxosilane (TEOS) or polycrystalline silicon (poly). Preferably, the buffer layer 108 comprises TEOS. Buffer layer 108 can be formed using a low pressure TEOS deposition process. After formation of buffer layer 108, buffer layer can be subjected to a wet oxide annealing process which maintains a temperature of between about 550 to 950 degrees C for approximately 10 minutes in order to densify buffer layer 108. Densification of buffer layer 108 improves buffer layer's 108 resistance to chemical etching, for example, HF wet etching. Buffer layer 108 is, for example, less than about 100 Å and preferably in the range between 50 to 100 Å thick.

Since prior art pad layer 10 is mentioned above, is nominally about 2200 Å thick, the dielectric layer 106, buffer layer 108, and pad layer 110 of the invention should nominally add to a thickness of about 2200 Å thick. Dielectric layer 106 is preferably at least about 500 Å thick in order to achieve the appropriate amount of protection.

[0023] Referring to FIG. 3, it is contemplated that a plurality dielectric layers 101 may be used with a plurality of buffer layers 103 to improve uniformity of layers during intermediate processing. Plurality of buffer layers 103 are sandwiched between dielectric layers 101 and can be used as polish or etch stops.

[0024] Referring to FIGS. 4-12, one illustrative embodiment of the invention is shown. Referring to FIG. 4, a pad stack comprising a single buffer layer 108 that separates a dielectric layer 106 and a pad stop layer 110 is provided on the surface of the substrate. As shown, trenches 114 are formed in the substrate. Typically, the trenches are formed by patterning a hard etch mask layer 112 using conventional lithographic and etch techniques. The hard mask layer serves as a hard etch mask for a reactive ion etch (RIE) that is used to form the trenches. The hard mask layer is etched away by a wet etching process using, for example, HF as an etchant. At this point, a buried plate at the lower portion of the trenches is optionally formed using conventional techniques, such as providing a dopant source and outdiffusing the dopants therein into the substrate. The dopant source, for example, comprises arsenic doped silicate glass (ASG).

[0025] Referring to FIG. 5, trenches 114 are filled with a filler 105, such as polycrystalline silicon (poly). The poly, for example, is heavily doped with n-type dopants to form the node of the capacitors. The surface of poly 111 is polished by CMP to form a coplanar surface with the pad stop layer 110, as shown in FIG. 6. Referring to FIG. 7, filler 105 is recessed, leaving a portion of the filler material in the lower portion of the trenches (FIGS. 5-6). A TEOS layer 116 is deposited to line walls 118 and a bottom 120 of each trench 114. The TEOS is used to form a dielectric collar to reduce parasitic leakage. Typically, the TEOS is annealed to improve the isolation characteristics of the layer.

[0026] Referring to FIG. 8, the TEOS layer 116 is removed from bottom 120 and mask layer 110 by reactive ion etching. The RIE also removes the TEOS layer from the surface of layer 110 as well as the upper portion of the trench sidewall. In FIG. 9, trenches 114 are then filled with a filler 122, such as n-doped poly. Filler 122 in FIG. 10, is removed by a wet etching process using, for example, HF as an etchant to a predetermined height 123 within trench 114. The predetermined height corresponds to, for example, the bottom of where a buried strap is to be formed, which also corresponds to where the top of the TEOS collar 124 will be. Since the wet etch is selective to oxide (that is, the TEOS does not get etched), the TEOS advantageously protects the silicon

sidewalls from being etched

[0027] Referring to FIG. 11, a wet etch selective to silicon is performed to remove the TEOS. This etch removes the TEOS up to the about the top of the poly forming the TEOS collar. In FIG. 12, a filler is then used to fill trenches 114. The filler, for example, is undoped poly used to form a buried strap.

[0028] Referring to FIG. 13, after trenches 114 have been formed and filled, a chemical mechanical polishing (CMP) step is performed to remove layers of material above pad stop layer 110. As a result of polishing, a top surface 126 is uneven which is typical to some degree for all polishing procedures. Pad stop layer 110 is removed by a wet etch or dry etch, as shown in FIG. 14. In one embodiment, pad stop layer 110 is selectively etched to buffer layer 108. Buffer layer 108 can be an oxide while pad layer 110 is a nitride. By providing buffer layer 108 to serve as an etch stop, a more uniform surface 128 is achieved.

[0029] Referring to FIG. 15, buffer layer 108 is removed by etching, exposing dielectric layer 106. In one embodiment, dielectric layer 106 is a nitride while buffer layer 108 is an oxide, thereby allowing buffer layer 108 to be selectively etched away. Dielectric layer 106 can now act as a etch stop during wet etching to recess filler 122 into substrate 102. The recess forms a buried strap of the trench capacitors. Dielectric layer 106 has at least a minimum thickness for use as a polish or etch stop between two layers. Processing can now be continued to form trench capacitors, for example. Dielectric layer 106 has a more uniform height across semiconductor chip 100.

[0030] Referring to FIG. 16, a shallow trench 130 is defined by conventional lithographic and etch techniques. The shallow trench is then filled with, for example, TEOS to form a shallow trench isolation (STI). The TEOS is annealed to densify it. The surface is polished using dielectric layer 106 as a polish stop. This allows for better control of the STI 130 height and results in better performance.

[0031] Referring to FIG. 17, another illustrative embodiment shows a TEOS layer 216 already formed within trenches 214 and a filler 222 introduced and etched to a predetermined height within trenches 214 forming a recess 215. Recess 215 may be formed using chemical downstream etching (CDE). A substrate 202 has a thermal pad layer 204 formed thereon. Thermal pad layer 204, a dielectric layer 206, a buffer layer 208, and a pad layer 210 are substantially as described above. A CMP process has already been performed creating a top surface 226 on mask layer 210 with height variations due to polishing.

[0032] Referring to FIG. 18, pad layer 210 is removed by a selective wet etch or dry etch. Buffer layer 208 acts as an etch stop. In one embodiment, pad layer 210 is selectively etched to buffer layer 208. Buffer layer 208 can be an oxide while mask layer 210 is a nitride. By providing buffer layer 208, a more uniform surface 228

is achieved. If buffer layer 208 is an oxide, both buffer layer 208 and TEOS layer 216 can be removed in a single etching step. Filler 222 acts as a mask to prevent TEOS layer 216 from being removed where filler 222 is present in trenches 214.

[0033] Referring to FIG. 19, dielectric layer 206 has a more uniform surface 230 thereon. A collar 224 has been formed in each trench 214, and filler 222 has been added for further processing to form trench capacitors. Filler 222 may be removed using chemical downstream etching (CDE) which can provide improved uniformity for etched surfaces. CMP may also be used. Although CMP as mentioned above potentially creates more non-uniformities. By using CDE, a deep trench recess can be formed for the placement of an STI as shown in FIG. 16. STI will again use dielectric layer 206 as a polish stop as mentioned above. The polish stop is better defined due to reduced variations supplied by removal of buffer layer 208.

[0034] Having described illustrative embodiments of a buffer layer disposed within a dielectric layer to allow improved control of dielectric thickness and planarity and a method of forming the buffer layer (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments of the invention disclosed which are within the scope and spirit of the invention as outlined by the appended claims. Having thus described the invention with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.

Claims

1. A semiconductor device comprising
 - a pad layer disposed on a semiconductor substrate; and
 - a buffer layer disposed within the pad layer such that the pad layer is divided into a dielectric layer below the buffer layer and a mask layer above the buffer layer.
2. A semiconductor device as recited in claim 1 wherein the pad layer includes a plurality of buffer layers therethrough.
3. A semiconductor device as recited in claim 1 wherein the buffer layer is made from TEOS and the mask layer and the dielectric layer are made from silicon nitride.
4. A semiconductor device as recited in claim 1 wherein the buffer layer is less than 100 angstroms thick.

5. A semiconductor device as recited in claim 1 wherein the buffer layer is between 50 and 100 angstroms thick

6. A method of forming layers with uniform planarity and thickness on a semiconductor chip comprising the steps of

providing a substrate having a thermal pad formed thereon

forming a dielectric layer on the thermal pad

forming a buffer layer on the dielectric layer wherein the buffer layer is made from a different material than the dielectric layer and

forming a mask layer on the buffer layer wherein the buffer layer is made from a different material than the mask layer

7. A method of forming layers with uniform planarity and thickness as recited in claim 6 wherein the buffer layer is TEOS and the mask layer and the dielectric layer are silicon nitride

8. A method of forming layers with uniform planarity and thickness as recited in claim 6 further comprising the step of using the buffer layer as an etch stop

9. A method of forming layers with uniform planarity and thickness as recited in claim 6 further comprising the step of forming a layer of glass on the mask layer

10. A method of forming layers with uniform planarity and thickness as recited in claim 6 further comprising the steps of forming a plurality of mask layers on a plurality of buffer layers wherein the plurality of buffer layers are made from a different compound than the plurality of mask layers

11. A method of forming layers with uniform planarity and thickness as recited in claim 6 further comprising the step of using the dielectric layer as a polish stop

12. A semiconductor chip fabricated by the method of claim 6

13. A method of forming layers with uniform planarity and thickness in semiconductor devices with trenches comprising the steps of

providing a semiconductor device having a pad layer disposed on a semiconductor substrate and a buffer layer disposed within the pad layer such that the pad layer is divided into a dielectric layer below the buffer layer and a mask layer above the buffer layer

forming at least one trench in a top surface of

the semiconductor device
depositing a filler in the at least one trench and on at least a portion of the top surface
removing the filler from the top surface of the device by polishing to expose at least a portion of the mask layer and
selectively etching the mask layer to expose a surface of the buffer layer

14. A method of forming layers with uniform planarity and thickness as recited in claim 13 further comprising the step of removing the buffer layer such that a substantially uniform surface remains on the dielectric layer

15. A method of forming layers with uniform planarity and thickness as recited in claim 13 further comprising the step of forming a TEOS collar within the at least one trench

16. A method of forming layers with uniform planarity and thickness as recited in claim 15 wherein the step of removing the buffer layer includes removing the buffer layer and a portion of the TEOS layer simultaneously

17. A method of forming layers with uniform planarity and thickness as recited in claim 13 wherein the buffer layer is TEOS and the mask layer and the dielectric layer are silicon nitride

18. A method for forming layers with uniform planarity and thickness as recited in claim 13 further comprising the steps of forming a plurality of mask layers on a plurality of buffer layers wherein the plurality of buffer layers are made from a different material than the plurality of mask layers

19. A method of forming layers with uniform planarity and thickness as recited in claim 13 further comprising the steps of

refilling the at least one trench with a filler and using chemical downstream etching to form a recess in the at least one trench

20. A method of forming layers with uniform planarity and thickness as recited in claim 18 further comprising the steps of

forming a shallow trench isolator in the recess and
polishing the shallow trench isolator such that the dielectric layer is a polishing stop

21. A semiconductor chip fabricated by the method of claim 13

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18






FIG. 19





Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 908 938 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3
15.12.1999 Bulletin 1999/50

(51) Int Cl⁸ H01L 21/31, H01L 21/762,
H01L 21/763

(43) Date of publication A2
14.04.1999 Bulletin 1999/15

(21) Application number 98307803.1

(22) Date of filing 25.09.1998

(84) Designated Contracting States
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States
AL LT LV MK RO SI

(30) Priority 26.09.1997 US 938196

(71) Applicants
• SIEMENS AKTIENGESELLSCHAFT
80333 München (DE)
• International Business Machines Corporation
Armonk, N.Y. 10504 (US)

(72) Inventors
• Gruening, Ulrike
Wappingers Falls, N.Y. 12590 (US)
• Beintner, Jochen
Wappingers Falls, N.Y. 12590 (US)
• Radens, Carl
Poughkeepsie, N.Y. 12603 (US)


(74) Representative O'Connell, David Christopher
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD (GB)

(54) Buffer layer for improving control of layer thickness

(57) A pad layer disposed on a semiconductor substrate 102 and a buffer layer 108 disposed within the pad layer such that the pad layer is divided into a dielectric layer 106 below the buffer layer and a mask layer 110 above the buffer layer. A method of forming layers with uniform planarity and thickness on a semiconductor chip includes the steps of providing a substrate having

a thermal pad 106 formed thereon, forming a dielectric layer 106 on the thermal pad, forming a buffer layer 108 on the dielectric layer wherein the buffer layer is made from a different material than the dielectric layer and forming a mask layer 110 on the buffer layer wherein the buffer layer is made from a different material than the mask layer

FIG. 2



EP 0 908 938 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 30 7803

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 6)
P, X	WO 97 38442 A (ADVANCED MICRO DEVICES INC) 16 October 1997 (1997-10-16) * page 5, line 35 - page 8, line 20; figures 1-8 *	1, 6, 8, 11-14, 20, 21	H01L21/31 H01L21/762 H01L21/763
X	WO 96 02070 A (NAT SEMICONDUCTOR CORP) 25 January 1996 (1996-01-25) * page 6, line 7 - page 10, line 16; figures 1-9 *	1, 6, 8, 11-16, 20, 21	
X	US 4 666 556 A (FULTON INGE G ET AL) 19 May 1987 (1987-05-19) * column 6, line 33 - column 8, line 60; figures 3-8 *	1, 6, 8, 11-14, 20, 21	
X	EP 0 450 091 A (OKI ELECTRIC IND CO LTD) 9 October 1991 (1991-10-09) * column 4, line 30 - column 5, line 51; figure 1 *	1, 3, 6-8, 12-14, 17, 21	
A	EP 0 764 981 A (SIEMENS AG ; IBM (US)) 26 March 1997 (1997-03-26) * the whole document *	1-21	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int. Cl. 6) H01L
Place of search MUNICH		Date of completion of the search 26 October 1999	Examiner Wolff, G
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: prior art document</p> <p>T: theory or principle underlying the invention F: earlier patent document, but published on or after the filing date D: document cited in the application L: document cited for other reasons A: member of the same patent family, corresponding document</p>			

EP FORM 1503 03/85 (10/00)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 30 7803

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

26-10-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9738442 A	16-10-1997	NONE	
WO 9602070 A	25-01-1996	US 5581110 A	03-12-1996
		US 5911109 A	08-06-1999
US 4666556 A	19-05-1987	BR 8702320 A	17-02-1988
		CA 1286572 A	23-07-1991
		DE 3751732 D	18-04-1996
		DE 3751732 T	26-09-1996
		EP 0245622 A	19-11-1987
		ES 2084575 T	16-05-1996
		JP 62269335 A	21-11-1987
EP 0450091 A	09-10-1991	WO 9106119 A	02-05-1991
		KR 140979 B	15-07-1998
		US 5256592 A	26-10-1993
EP 0764981 A	26-03-1997	US 5643823 A	01-07-1997
		JP 9219444 A	19-08-1997
		US 5747866 A	05-05-1998

EPO-CPM 90459

For more details about this annex, see Official Journal of the European Patent Office No. 12/82

